This website requires JavaScript.
Explore
Help
Register
Sign In
wassname
/
simpeg
Watch
1
Star
0
Fork
0
You've already forked simpeg
mirror of
https://github.com/wassname/simpeg.git
synced
2026-06-28 23:58:09 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
maps/feat-parametrizedBlock
simpeg
/
SimPEG
/
EM
/
Static
/
DC
T
Add File
New File
Upload File
Apply Patch
Copy Permalink
Download directory as ZIP
Download directory as TAR.GZ
History
Lindsey Heagy
9a7225c9f6
- bug fix in parametrized block when active cells are used - need a shape
...
- add a pole receiver for DC
2016-05-29 13:40:21 -07:00
..
__init__.py
Working 2.5D fwd (nodal discretization)
2016-04-29 09:35:03 -07:00
BoundaryUtils.py
Implemented mixed B.C. to CC problem.
2016-04-24 15:23:14 -07:00
FieldsDC_2D.py
Working 2.5D fwd (nodal discretization)
2016-04-29 09:35:03 -07:00
FieldsDC.py
minor fix for Fields_N and started IP problem.
2016-05-02 08:55:29 -07:00
ProblemDC_2D.py
Merge branch 'dcip/spectralIP' of
https://github.com/simpeg/simpeg
into dcip/dev
2016-05-25 14:22:58 -07:00
ProblemDC.py
Merge branch 'dcip/spectralIP' of
https://github.com/simpeg/simpeg
into dcip/dev
2016-05-25 14:22:58 -07:00
RxDC.py
- bug fix in parametrized block when active cells are used - need a shape
2016-05-29 13:40:21 -07:00
SrcDC.py
minor changes
2016-05-03 19:03:41 -07:00
SurveyDC.py
Working 3D IP problem (CC and N).
2016-05-02 12:00:39 -07:00
Utils.py
Merge branch 'dcip/ref' of
https://github.com/simpeg/simpeg
into dcip/ref
2016-04-23 00:37:06 -07:00