wassname/vllm
1
0
Fork 0
mirror of https://github.com/wassname/vllm.git synced 2026-07-10 12:40:20 +08:00
Code Issues Packages Projects Releases Wiki Activity
2,381 Commits 1 Branch 0 Tags
0df7ec0b2d890799ca71e2f862fdff5fcc52cdc0
Commit Graph

2 Commits

Author SHA1 Message Date
sroy745 14f91fe67c [Spec Decode] Disable Log Prob serialization to CPU for spec decoding for both draft and target models. (#6485) 2024-07-20 23:58:58 -07:00
Cade Daniel ab50275111 [Speculative decoding] Support target-model logprobs (#4378) 2024-05-03 15:52:01 -07:00