wassname/vllm
1
0
Fork 0
mirror of https://github.com/wassname/vllm.git synced 2026-08-04 13:24:17 +08:00
Code Issues Packages Projects Releases Wiki Activity
2,067 Commits 1 Branch 0 Tags
cd7edc4e8726d4b87e121f9ec671ecb6dd0c45d6
Commit Graph
2 Commits
Author SHA1 Message Date
sroy745andGitHub 14f91fe67c [Spec Decode] Disable Log Prob serialization to CPU for spec decoding for both draft and target models. (#6485) 2024-07-20 23:58:58 -07:00
Cade DanielandGitHub ab50275111 [Speculative decoding] Support target-model logprobs (#4378) 2024-05-03 15:52:01 -07:00