wassname/vllm
1
0
Fork 0
mirror of https://github.com/wassname/vllm.git synced 2026-07-29 11:29:22 +08:00
Code Issues Packages Projects Releases Wiki Activity
2,281 Commits 1 Branch 0 Tags
d2bc4510a42c3a1f00a68c4387d28fb1991f7dcb
Commit Graph
2 Commits
Author SHA1 Message Date
Isotr0pyGitHubCyrus Leung
 		b764547616 [Bugfix] Fix input processor for InternVL2 model (#7164) 
Co-authored-by: Cyrus Leung <cyrus.tl.leung@gmail.com>
 2024-08-07 09:32:07 -07:00
Isotr0pyGitHubRoger Wang
 		7cbd9ec7a9 [Model] Initialize support for InternVL2 series models (#6514) 
Co-authored-by: Roger Wang <ywang@roblox.com>
 2024-07-29 10:16:30 +00:00