Logo
Explore Help
Register Sign In
wassname/vllm
1
0
Fork 0
You've already forked vllm
mirror of https://github.com/wassname/vllm.git synced 2026-07-02 01:04:43 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
fab5f53e2dbf8e076304d7f8a205370673fbcd02
vllm/tests/core
T
History
Megha Agarwal 2eedede875 [Core] Asynchronous Output Processor (#7049)
Co-authored-by: Alexander Matveev <alexm@neuralmagic.com>
2024-08-26 20:53:20 -07:00
..
block
[Performance][BlockManagerV2] Mark prefix cache block as computed after schedule (#7822)
2024-08-26 11:24:53 -07:00
__init__.py
[Tests] Add block manager and scheduler tests (#3108)
2024-03-05 18:23:34 -08:00
test_block_manager.py
[Core] Avoid the need to pass None values to Sequence.inputs (#5099)
2024-05-29 16:05:01 -07:00
test_chunked_prefill_scheduler.py
[Core] Asynchronous Output Processor (#7049)
2024-08-26 20:53:20 -07:00
test_scheduler_encoder_decoder.py
[Core] Subclass ModelRunner to support cross-attention & encoder sequences (towards eventual encoder/decoder model support) (#4942)
2024-08-06 16:51:47 -04:00
test_scheduler.py
[Core] Subclass ModelRunner to support cross-attention & encoder sequences (towards eventual encoder/decoder model support) (#4942)
2024-08-06 16:51:47 -04:00
test_serialization.py
[Core] Optimize SPMD architecture with delta + serialization optimization (#7109)
2024-08-18 17:57:20 -07:00
utils.py
[Core] Asynchronous Output Processor (#7049)
2024-08-26 20:53:20 -07:00
Powered by Gitea Version: 1.26.4 Page: 59ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API