mirror of
https://github.com/wassname/simpeg.git
synced 2026-06-28 18:29:30 +08:00
1c39fcf680557ff2de27279cf3ff87a65c9bcc42
Conflicts: simpegDCIP/BaseDC.py
simpegdc
A DC resistivity forward modelling and inversion package for SimPEG.
Documentation: http://simpeg-dc.readthedocs.org/en/latest/
Code: https://github.com/simpeg/simpegdc
Tests: https://travis-ci.org/simpeg/simpegdc
Bugs & Issues: https://github.com/simpeg/simpegdc/issues
Languages
Python
99.6%
Cython
0.4%

