wassname/simpeg

0 Fork 0

mirror of https://github.com/wassname/simpeg.git synced 2026-09-30 11:42:17 +08:00

T

D Fournier 34acd4876b Merge branch 'master' into Dom_dev

2016-02-04 11:06:53 -08:00

Updates to docs

2014-07-12 18:28:17 -05:00

Merge branch 'master' into Dom_dev

2016-02-04 11:06:53 -08:00

getIndicesBlock typo.

2016-02-04 09:16:14 -08:00

.coveragerc

Major updates.

2014-07-03 13:25:16 -07:00

.gitignore

Changing figures for simpegPaper

2014-11-24 09:04:30 -08:00

.travis.yml

update miniconda

2015-02-24 17:19:17 -05:00

LICENSE

Update LICENSE

2015-05-15 12:48:47 -07:00

README.md

add coverage to readme

2014-07-03 13:45:53 -07:00

requirements.txt

added matplotlib to the requirements

2013-11-26 18:07:19 -08:00

setup.py

Setup.py

2014-02-05 13:54:39 -08:00

README.md

simpegdc

A DC resistivity forward modelling and inversion package for SimPEG.

Documentation: http://simpeg-dc.readthedocs.org/en/latest/

Code: https://github.com/simpeg/simpegdc

Tests: https://travis-ci.org/simpeg/simpegdc

Build Status:

Coverage Status:

Bugs & Issues: https://github.com/simpeg/simpegdc/issues