mirror of
https://github.com/wassname/simpeg.git
synced 2026-07-01 13:11:59 +08:00
592d27ecc50f93d75b8da79757c388e0f7744c44
simpegdc
A DC resistivity forward modelling and inversion package for SimPEG.
Documentation: http://simpeg-dc.readthedocs.org/en/latest/
Code: https://github.com/simpeg/simpegdc
Tests: https://travis-ci.org/simpeg/simpegdc
Bugs & Issues: https://github.com/simpeg/simpegdc/issues
Languages
Python
99.6%
Cython
0.4%

