mirror of
https://github.com/wassname/simpeg.git
synced 2026-08-07 11:28:42 +08:00
7f14c32124903eaea1afd54278e3d5e6559159f5
simpegdc
A DC resistivity forward modelling and inversion package for SimPEG.
Documentation: http://simpeg-dc.readthedocs.org/en/latest/
Code: https://github.com/simpeg/simpegdc
Tests: https://travis-ci.org/simpeg/simpegdc
Bugs & Issues: https://github.com/simpeg/simpegdc/issues
Languages
Python
99.6%
Cython
0.4%

