mirror of
https://github.com/wassname/simpeg.git
synced 2026-07-06 05:16:51 +08:00
adc2360a11b4b7f16ed704b99d6114b90f5aa650
simpegdc
A DC resistivity forward modelling and inversion package for SimPEG.
Documentation: http://simpeg-dc.readthedocs.org/en/latest/
Code: https://github.com/simpeg/simpegdc
Tests: https://travis-ci.org/simpeg/simpegdc
Bugs & Issues: https://github.com/simpeg/simpegdc/issues
Languages
Python
99.6%
Cython
0.4%

