mirror of
https://github.com/wassname/simpeg.git
synced 2026-06-29 10:45:26 +08:00
bcc3394079f2e11457caa1d34f17e0533d28b699
Conflicts: simpegDC/BaseDC.py simpegDC/Examples/Verification.py simpegDC/Examples/WennerArray.py
simpegdc
A DC resistivity forward modelling and inversion package for SimPEG.
Documentation: http://simpeg-dc.readthedocs.org/en/latest/
Code: https://github.com/simpeg/simpegdc
Tests: https://travis-ci.org/simpeg/simpegdc
Bugs & Issues: https://github.com/simpeg/simpegdc/issues
Languages
Python
99.6%
Cython
0.4%

