mirror of
https://github.com/wassname/simpeg.git
synced 2026-06-30 15:55:28 +08:00
e0d9c27d875c1c2fbd4c2e48852690aae4a45320
- Incorporate field class on DC - Add IP forward modelling and inversion - Modify notebooks - change folder name form simpegDC to simpegDCIP
simpegdc
A DC resistivity forward modelling and inversion package for SimPEG.
Documentation: http://simpeg-dc.readthedocs.org/en/latest/
Code: https://github.com/simpeg/simpegdc
Tests: https://travis-ci.org/simpeg/simpegdc
Bugs & Issues: https://github.com/simpeg/simpegdc/issues
Languages
Python
99.6%
Cython
0.4%

