mirror of
https://github.com/wassname/simpeg.git
synced 2026-07-02 06:31:11 +08:00
fdd3a43d187565691bac7c76e4aadf8805af13ec
simpegdc
A DC resistivity forward modelling and inversion package for SimPEG.
Documentation: http://simpeg-dc.readthedocs.org/en/latest/
Code: https://github.com/simpeg/simpegdc
Tests: https://travis-ci.org/simpeg/simpegdc
Bugs & Issues: https://github.com/simpeg/simpegdc/issues
Languages
Python
99.6%
Cython
0.4%

